You must always validate that you have met your timing constraint in any design and have some margin to spare. This video goes through a simple SDRAM design using balanced T for the clock and unbalanced T for address command and control.